ADSP-TS201SWBP-050 - Brand New Analog Devices Digital Signal Processors / Controllers (DSPs/DSCs)
-
Description
The ADSP-TS201SWBP-050 is a high-performance static superscalar processor optimized for large signal processing tasks and communications infrastructure. It combines wide memory widths with dual computation blocks, supporting 32- and 40-bit floating-point and 8-, 16-, 32-, and 64-bit fixed-point processing, setting a new standard of performance for digital signal processors. The processor's static superscalar architecture allows up to four instructions to be executed each cycle, performing twenty-four 16-bit fixed-point operations or six floating-point operations.
Specifications and Features
- 300 MHz, 3.3 ns Instruction Cycle Rate
- 6M Bits of Internal—On-Chip—SRAM Memory
- 19 mm x 19 mm (484-Ball) or 27 mm x 27 mm (625-Ball) PBGA Package
- Dual Computation Blocks—Each Containing an ALU, a Multiplier, a Shifter, and a Register File
- Dual Integer ALUs, Providing Data Addressing and Pointer Manipulation
- Integrated I/O Includes 14 Channel DMA Controller, External Port, Four Link Ports, SDRAM Controller, Programmable Flag Pins, Two Timers, and Timer Expired Pin for System Integration
- 1149.1 IEEE Compliant JTAG Test Access Port for On-Chip Emulation
- On-Chip Arbitration for Glueless Multiprocessing with up to Eight TigerSHARC Processors on a Bus
Application Scenarios
The ADSP-TS201SWBP-050 is ideal for telecommunications infrastructure and other large, demanding multiprocessor DSP applications. It performs exceptionally well on DSP algorithm and I/O benchmarks, supporting low overhead DMA transfers between internal memory, external memory, memory-mapped peripherals, link ports, host processors, and other (multiprocessor) DSPs. The processor's flexible instruction set and high level language friendly DSP architecture make DSP programming easier. It also enables scalable multiprocessing systems with low communications overhead.
Comparison
Advantages- High-performance static superscalar processor
- Supports wide memory widths and various fixed-point and floating-point processing
- Can execute up to four instructions per cycle
- Flexible instruction set and high level language friendly architecture
- Supports low overhead DMA transfers
- Enables scalable multiprocessing systems
DisadvantagesNo significant disadvantages have been identified for the ADSP-TS201SWBP-050.
-
Similar parts: 1685 , Click to view
-
Datasheet
-
Shopping guide
Delivery period:
- - Will ship out in 2-3 days
- - DHL Express: 3-7 business days
- - DHL eCommerce: 12-22 business days
- - FedEx International Priority: 3-7 business days
- - EMS: 10-15 business days
Shipping fee:
- - Automatic Email notification (above 5 times)
- - View in your order page
Shipping option:
DHL, FedEx, EMS, SF Express, and Registered Air MailShipping tracking:
- - Automatic Email notification (above 5 times)
- - View in your order page
How to Buy:
- - In-stock, Add to cart > Check out > Submit order > Complete payment >Delivery.
- - Inquiry, Add to inquiry sheet/Submit bom/inquire file/Send email us > Quote > Place order > Complete payment >Delivery.
- View more
Payment:
- - Paypal,Credit Card includes Visa, Master, American Express.
- - Wire transfer, include Local bank transfer.
- - Western Union.
- View more
- Datasheet: Download ADSP-TS201SWBP-050
- Chipdatas Part: CD94-ADSP-TS201SWBP-050
- Warehouse: China, Hong Kong
- Dispatch: Within 24 hours
- Free Shipping: Yes
- Prority Shipping: Yes, 3-5 days
- Last Updated: 2024/06/13 17:04 +0800
-
- Full Refund if you don't receive your order
- Full or Partial Refund , If the item is not as described
-
The fee is charged according to the rule of PayPal.
-
The fee is charged according to the rule of PayPal.
-
Western Union charge US$0.00 banking fee.
-
We recommend to use bank transfer for large orders to save on handling fees.
-
DHL(www.dhl.com)
$40 limited time offer. -
UPS(www.ups.com)
$40 limited time offer. -
FedEx(www.fedex.com)
$40 limited time offer. -
Registered Mail(www.singpost.com)
Free shipping without minimum order.