ISPLSI-2032A80LJ44 - Brand New LATTICE Programmable Logic Device (CPLDs/FPGAs)
-
ispLSI 8000 Family Description
The ispLSI 8000 Family of Register-Intensive, SuperBIG In-System Programmable Logic Devices is based on Big Fast Megablocks of 120 registered macrocells and a Global Routing Plane (GRP) structure interconnecting the Big Fast Megablocks. Each Big Fast Megablock contains 120 registered macrocells arranged in six groups of 20, a group of 20 being referred to as a Generic Logic Block, or GLB. Within the Big Fast Megablock, a Big Fast Megablock Routing Pool (BRP) interconnects the six GLBs to each other and to 24 Big Fast Megablock I/O cells with optional I/O registers. The Global Routing Plane which interconnects the Big Fast Megablocks has an additional 144 global I/Os with optional I/O registers.
Features
• SuperBIG HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC
— 5V Power Supply
— 45,000 PLD Gates/840 Macrocells
— Up to 312 I/O Pins Supporting 3.3V/5V I/O
— 1152 Registers
— High-Speed Global and Big Fast Megablock (BFM) Interconnect
— Wide 20-Macrocell Generic Logic Block (GLB) for High Performance
— Wide Input Gating (44 Inputs per GLB) for Fast Counters, State Machines, Address Decoders, Etc.
— PCB-Efficient Ball Grid Array (BGA) Package Options
• HIGH-PERFORMANCE E2CMOS® TECHNOLOGY
— fmax = 110 MHz Maximum Operating Frequency
— tpd = 8.5 ns Propagation Delay
— TTL Compatible Inputs and 3.3V/5V Outputs
— PCI Compatible Inputs, Outputs and Speed Grades
— Electrically Erasable and Reprogrammable
— Non-Volatile
— Programmable Speed/Power Logic Path Optimization
• IN-SYSTEM PROGRAMMABLE
— Increased Manufacturing Yields, Reduced Time-toMarket and Improved Product Quality
— Reprogram Soldered Devices for Faster Debugging
• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE AND 5V IN-SYSTEM PROGRAMMABLE
• ARCHITECTURE FEATURES
— Enhanced Pin-Locking Architecture, Symmetrical Generic Logic Blocks Connected by Hierarchical Big Fast Megablock and Global Routing Planes
— Product Term Sharing Array Supports up to 28 Product Terms per Macrocell Output
— Macrocells Support Concurrent Combinatorial and Registered Functions
— Embedded Tristate Bus Can Be Used as an Internal Tristate Bus or as an Extension of an External Tristate Bus
— Macrocell and I/O Registers Feature Multiple Control Options, Including Set, Reset and Clock Enable
— I/O Pins Support Programmable Bus Hold, Pull-Up, Open-Drain and Slew Rate Options
— Separate VCCIO Power Supply for Output Drivers Supports 5V or 3.3V Outputs
— I/O Cell Register Programmable as Input Register for Fast Setup Time or Output Register for Fast Clock to Output Time
• ispDesignEXPERT™ – LOGIC COMPILER AND COMPLETE ISP DEVICE DESIGN SYSTEMS FROM HDL SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
— Superior Quality of Results
— Tightly Integrated with Leading CAE Vendor Tools
— Productivity Enhancing Timing Analyzer, Explore Tools, Timing Simulator and ispANALYZER™
— PC and UNIX Platforms -
Similar parts: 2518 , Click to view
-
Datasheet
-
Shopping guide
Delivery period:
- - Will ship out in 2-3 days
- - DHL Express: 3-7 business days
- - DHL eCommerce: 12-22 business days
- - FedEx International Priority: 3-7 business days
- - EMS: 10-15 business days
Shipping fee:
- - Automatic Email notification (above 5 times)
- - View in your order page
Shipping option:
DHL, FedEx, EMS, SF Express, and Registered Air MailShipping tracking:
- - Automatic Email notification (above 5 times)
- - View in your order page
How to Buy:
- - In-stock, Add to cart > Check out > Submit order > Complete payment >Delivery.
- - Inquiry, Add to inquiry sheet/Submit bom/inquire file/Send email us > Quote > Place order > Complete payment >Delivery.
- View more
Payment:
- - Paypal,Credit Card includes Visa, Master, American Express.
- - Wire transfer, include Local bank transfer.
- - Western Union.
- View more
- Datasheet: Download ISPLSI-2032A80LJ44
- Chipdatas Part: CD93-ISPLSI-2032A80LJ44
- Warehouse: China, Hong Kong
- Dispatch: Within 24 hours
- Free Shipping: Yes
- Prority Shipping: Yes, 3-5 days
- Last Updated: 2024/06/03 12:16 +0800
-
- Full Refund if you don't receive your order
- Full or Partial Refund , If the item is not as described
-
LCMXO2-640HC-4TG100C - Brand New LATTICE Programmable Logic Device (CPLDs/FPGAs)QFP-100 -
LC4032V-75TN48C - Brand New Lattice Semiconductor Programmable Logic Device (CPLDs/FPGAs)48-LQFP -
EPM3128ATC144-10N - Brand New Intel / Altera Programmable Logic Device (CPLDs/FPGAs)QFP -
XC9572-7PC44C - Brand New XILINX Programmable Logic Device (CPLDs/FPGAs)44-LCC J-Lead -
M4A3-32/32-10VC - Brand New Lattice Semiconductor Programmable Logic Device (CPLDs/FPGAs)44-TQFP -
EPM3032ATC44-10N - Brand New Intel / Altera Programmable Logic Device (CPLDs/FPGAs)QFP-44 -
LCMXO1200C-3FTN256C - Brand New Lattice Semiconductor Programmable Logic Device (CPLDs/FPGAs)256-LBGA
-
EPM7256SRI208-10N - Brand New Intel / Altera Programmable Logic Device (CPLDs/FPGAs)QFP -
XC9572XL-10TQ100I - Brand New XILINX Programmable Logic Device (CPLDs/FPGAs)TQFP -
EPM1270T144I5N - Brand New Intel / Altera Programmable Logic Device (CPLDs/FPGAs)144-LQFP
-
The fee is charged according to the rule of PayPal.
-
The fee is charged according to the rule of PayPal.
-
Western Union charge US$0.00 banking fee.
-
We recommend to use bank transfer for large orders to save on handling fees.
-
DHL(www.dhl.com)
$40 limited time offer. -
UPS(www.ups.com)
$40 limited time offer. -
FedEx(www.fedex.com)
$40 limited time offer. -
Registered Mail(www.singpost.com)
Free shipping without minimum order.
