EPM9560ABC356-10 - Brand New Intel / Altera Programmable Logic Device (CPLDs/FPGAs)
In Stock:650 ,Ready for Immediate Shipping
New
RoSH Lead free
In Stock:
650,
Ready for Immediate Shipping
Brand:Intel / Altera
Chipdatas Part No.:CD94-EPM9560ABC356-10
Manufacturer Part No.:EPM9560ABC356-10
Datecode:09+
Package:356-LBGA
Request Quote:
-
Description
The Electronic Component Model EPM9560ABC356-10 belongs to the category of Programmable Logic Device (CPLDs/FPGAs). It is part of the MAX 9000 family, which is an in-system-programmable, high-density, high-performance EPLD (erasable programmable logic device) series based on Altera's third-generation MAX architecture. Fabricated on advanced CMOS technology, the EPM9560ABC356-10 provides 6,000 to 12,000 usable gates, pin-to-pin delays as fast as 10 ns, and counter speeds of up to 144 MHz. It is compliant with the PCI Local Bus Specification, Revision 2.2.
Specifications and features
The EPM9560ABC356-10 offers the following specifications and features:
- High-performance CMOS EEPROM-based programmable logic devices (PLDs) built on third-generation Multiple Array MatriX (MAX) architecture
- 5.0-V in-system programmability (ISP) through built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface
- Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990
- High-density erasable programmable logic device (EPLD) family ranging from 6,000 to 12,000 usable gates
- 10-ns pin-to-pin logic delays with counter frequencies of up to 144 MHz
- Fully compliant with the PCI SIG's PCI Local Bus Specification, Revision 2.2
- Dual-output macrocell for independent use of combinatorial and registered logic
- FastTrack Interconnect for fast, predictable interconnect delays
- Input/output registers with clear and clock enable on all I/O pins
- Programmable output slew-rate control to reduce switching noise
- MultiVolt I/O interface operation, allowing devices to interface with 3.3-V and 5.0-V devices
- Configurable expander product-term distribution allowing up to 32 product terms per macrocell
- Programmable power-saving mode for more than 50% power reduction in each macrocell
- Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls
- Programmable security bit for protection of proprietary designs
- Software design support and automatic place-and-route provided by Altera's MAX+PLUS II development system on Windows-based PCs as well as Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest
- Programming support with Altera's Master Programming Unit (MPU), BitBlasterTM serial download cable, ByteBlasterTM parallel port download cable, and ByteBlasterMVTM parallel port download cable, as well as programming hardware from third-party manufacturers
- Offered in a variety of package options with 84 to 356 pins
Application Scenarios
The EPM9560ABC356-10 can be used in various application scenarios, including but not limited to:
- Electronics prototyping and development
- Embedded systems
- Digital signal processing
- Communication systems
- Industrial automation
Comparison
AdvantagesNoneDisadvantagesNone -
Similar parts: 2518 , Click to view
-
Datasheet
-
Shopping guide
Delivery period:
- - Will ship out in 2-3 days
- - DHL Express: 3-7 business days
- - DHL eCommerce: 12-22 business days
- - FedEx International Priority: 3-7 business days
- - EMS: 10-15 business days
Shipping fee:
- - Automatic Email notification (above 5 times)
- - View in your order page
Shipping option:
DHL, FedEx, EMS, SF Express, and Registered Air MailShipping tracking:
- - Automatic Email notification (above 5 times)
- - View in your order page
How to Buy:
- - In-stock, Add to cart > Check out > Submit order > Complete payment >Delivery.
- - Inquiry, Add to inquiry sheet/Submit bom/inquire file/Send email us > Quote > Place order > Complete payment >Delivery.
- View more
Payment:
- - Paypal,Credit Card includes Visa, Master, American Express.
- - Wire transfer, include Local bank transfer.
- - Western Union.
- View more
Additional Information
- Datasheet: Download EPM9560ABC356-10
- Chipdatas Part: CD94-EPM9560ABC356-10
- Warehouse: China, Hong Kong
- Dispatch: Within 24 hours
- Free Shipping: Yes
- Prority Shipping: Yes, 3-5 days
- Last Updated: 2024/06/13 08:57 +0800
Refund
-
- Full Refund if you don't receive your order
- Full or Partial Refund , If the item is not as described
Related Products
-
LCMXO2-640HC-4TG100C - Brand New LATTICE Programmable Logic Device (CPLDs/FPGAs)QFP-100 -
LC4032V-75TN48C - Brand New Lattice Semiconductor Programmable Logic Device (CPLDs/FPGAs)48-LQFP -
EPM3128ATC144-10N - Brand New Intel / Altera Programmable Logic Device (CPLDs/FPGAs)QFP -
XC9572-7PC44C - Brand New XILINX Programmable Logic Device (CPLDs/FPGAs)44-LCC J-Lead -
M4A3-32/32-10VC - Brand New Lattice Semiconductor Programmable Logic Device (CPLDs/FPGAs)44-TQFP -
EPM3032ATC44-10N - Brand New Intel / Altera Programmable Logic Device (CPLDs/FPGAs)QFP-44 -
LCMXO1200C-3FTN256C - Brand New Lattice Semiconductor Programmable Logic Device (CPLDs/FPGAs)256-LBGA
-
EPM7256SRI208-10N - Brand New Intel / Altera Programmable Logic Device (CPLDs/FPGAs)QFP -
XC9572XL-10TQ100I - Brand New XILINX Programmable Logic Device (CPLDs/FPGAs)TQFP -
EPM1270T144I5N - Brand New Intel / Altera Programmable Logic Device (CPLDs/FPGAs)144-LQFP
Payment Method
-
The fee is charged according to the rule of PayPal.
-
The fee is charged according to the rule of PayPal.
-
Western Union charge US$0.00 banking fee.
-
We recommend to use bank transfer for large orders to save on handling fees.
Shipping Tips
-
DHL(www.dhl.com)
$40 limited time offer. -
UPS(www.ups.com)
$40 limited time offer. -
FedEx(www.fedex.com)
$40 limited time offer. -
Registered Mail(www.singpost.com)
Free shipping without minimum order.
